

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

PPLICATION NO.	FILING DAT	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO
10/561,625	12/19/2005	Andrei Terechko	NL02 1505 US	8452
24738	7590 06/2	2006	EXAMINER	
	LECTRONICS N	CAO, CHUN		
	INTELLECTUAL PROPERTY & STANDARDS 1109 MCKAY DRIVE, M/S-41SJ SAN JOSE, CA 95131			PAPER NUMBER
SAN JOSE,				
			DATE MAILED: 06/23/2006	

Please find below and/or attached an Office communication concerning this application or proceeding.

	Application No.	Applicant(s)	
	10/561,625	TERECHKO ET AL.	
Office Action Summary	Examiner	Art Unit	
	Chun Cao	2115	
The MAILING DATE of this communication a		correspondence address	
A SHORTENED STATUTORY PERIOD FOR REF WHICHEVER IS LONGER, FROM THE MAILING - Extensions of time may be available under the provisions of 37 CFR after SIX (6) MONTHS from the mailing date of this communication. - If NO period for reply is specified above, the maximum statutory peri - Failure to reply within the set or extended period for reply will, by sta Any reply received by the Office later than three months after the ma earned patent term adjustment. See 37 CFR 1.704(b).	DATE OF THIS COMMUNICATION 1.136(a). In no event, however, may a reply be tire od will apply and will expire SIX (6) MONTHS from tute, cause the application to become ABANDONE	N. nely filed the mailing date of this communication. D (35 U.S.C. § 133).	
Status			
3) Since this application is in condition for allow closed in accordance with the practice unde	his action is non-final. vance except for formal matters, pro		
Disposition of Claims			
 4) Claim(s) 1-30 is/are pending in the application 4a) Of the above claim(s) is/are withd 5) Claim(s) is/are allowed. 6) Claim(s) 1-30 is/are rejected. 7) Claim(s) is/are objected to. 8) Claim(s) are subject to restriction and 	rawn from consideration.		
Application Papers			
9) The specification is objected to by the Exami 10) The drawing(s) filed on is/are: a) a Applicant may not request that any objection to the Replacement drawing sheet(s) including the correction. The oath or declaration is objected to by the	ccepted or b) objected to by the line drawing(s) be held in abeyance. Second is required if the drawing(s) is objection is required if the drawing(s)	e 37 CFR 1.85(a). jected to. See 37 CFR 1.121(d).	
Priority under 35 U.S.C. § 119			
12) Acknowledgment is made of a claim for foreign a) All b) Some * c) None of: 1. Certified copies of the priority docume 2. Certified copies of the priority docume 3. Copies of the certified copies of the priority docume application from the International Bure * See the attached detailed Office action for a life in the certified copies of the priority docume application from the International Bure * See the attached detailed Office action for a life in the certified copies of the priority docume application from the International Bure * See the attached detailed Office action for a life in the certified copies of the priority docume application from the International Bure * See the attached detailed Office action for a life in the certified copies of the priority docume application from the International Bure * See the attached detailed Office action for a life in the certified copies of the priority docume application from the International Bure * See the attached detailed Office action for a life in the certified copies of the priority document * See the attached detailed Office action for a life in the certified copies of the priority document * See the attached detailed Office action for a life in the certified copies of the certified copies of the priority document * See the attached detailed Office action for a life in the certified copies of t	ents have been received. ents have been received in Applicationity documents have been received and (PCT Rule 17.2(a)).	on No ed in this National Stage	
Attachment(s) 1) Notice of References Cited (PTO-892) 2) Notice of Draftsperson's Patent Drawing Review (PTO-948) 3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/0 Paper No(s)/Mail Date 1219/05.	4) Interview Summary Paper No(s)/Mail Da 5) Notice of Informal P 6) Other:		

Art Unit: 2115

DETAILED ACTION

1. Claims 1-30 are presented for examination.

2. The title of the invention is not descriptive. A new title is required that is clearly indicative of the invention to which the claims are directed. The current title is imprecise.

Claim Objections

3. Claim 8 is objected to because of the following informalities: in line 3, "a functional uni(58)t" should be --a functional unit (58)--. Appropriate correction is required.

Claim Rejections - 35 U.S.C. § 112

4. The following is a quotation of the first paragraph of 35 U.S.C. 112:

The specification shall contain a written description of the invention, and of the manner and process of making and using it, in such full, clear, concise, and exact terms as to enable any person skilled in the art to which it pertains, or with which it is most nearly connected, to make and use the same and shall set forth the best mode contemplated by the inventor of carrying out his invention.

5. Claims 1-18 are rejected under 35 U.S.C. 112, first paragraph, as failing to comply with the enablement requirement. The claim(s) contains subject matter which was not described in the specification in such a way as to enable one skilled in the art to which it pertains, or with which it is most nearly connected, to make and/or use the invention. The specification fails to disclose that a processor coupled to the plurality of hardware resources (50-60); but only a processor comprising the plurality of hardware resources, see figure 2.

Claims 2-18 are rejected because they incorporate the deficiencies of claim 1.

6. The following is a quotation of the second paragraph of 35 U.S.C. 112:

The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.

Art Unit: 2115

7. Claims 19-30 are rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention.

Claim 19 recites the limitation "executing program code on a processor of the type including..." is not clearly understand.

Claims 20-26 are rejected because they incorporate the deficiencies of claims 19.

Claim 27 recites the limitation "execution by a processor of the type including..." is not clearly understand.

Claims 28-30 are rejected because they incorporate the deficiencies of claims 27.

Claim Rejections - 35 USC § 101

8. 35 U.S.C. 101 reads as follows:

Whoever invents or discovers any new and useful process, machine, manufacture, or composition of matter, or any new and useful improvement thereof, may obtain a patent therefor, subject to the conditions and requirements of this title.

9. Claim 18 is rejected under 35 U.S.C. 101 because the claimed invention is directed to non-statutory subject matter.

Claim 18 is not limited to tangible embodiments. In view of Applicant's disclosure, specification page 9, line 28-page 10, line 1, the medium is not limited to tangible embodiments, instead being defined as including both tangible embodiments and intangible embodiments such as internet, signals, carrier wave, waveforms, transmissions and communication link which are non-statutory subject matter. As such,

Art Unit: 2115

the claim is not limited to statutory subject matter and is therefore non-statutory.

Claim Rejections - 35 USC § 102

10. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- 11. Claims 1-9 and 11-30 are rejected under 35 U.S.C. 102(b) as being anticipated by Houston (Houston), U.S. patent no. 6,307,281.

As per claim 1, Houston discloses a circuit arrangement [fig. 2], comprising a plurality of hardware resources [col. 6, lines 57-59; col. 6, lines 56-62], wherein each hardware resources has a power mode configurable between at least first and second power consumption states [col. 4, lines 60-62]; and a processor included the plurality of hardware resource [fig. 2], the processor configured to process program code that includes at least one power control instruction that includes an operand having power control information disposed therein, wherein the processor is configured to process the power control instruction by selectively setting power modes of at least two hardware resources among the plurality of hardware resources based upon the power control information disposed in the power control instruction, and wherein the processor is further configured to maintain the power modes of the power modes of the at least two hardware resources to that specified in the power control instruction while processing at

least one subsequent instruction in the program code [col. 2, lines 49-61; col. 4, lines 46-62; col. 6, line 56-col. 7, line 7; col. 8, lines 24-46, 54-57; col. 9, lines 4-11].

As per claim 2, Houston discloses the power control instruction further includes an opcode that uniquely identifies the power control instruction [col.8, lines 40-49].

As per claim 3, Houston discloses that a support register that stores power modes state information for the plurality of hardware resources; and enable logic coupled to the support register and configured to control the power modes of the plurality of hardware resources responsive to the power modes state information stored in the support register, wherein the processor is configured to selectively set the power modes of the at least two hardware resources by storing the power control information from the power control instruction in the support register [col. 2, lines 49-61; col. 4, lines 46-62; col. 6, line 56-col. 7, line 7; col. 8, lines 24-46, 54-57; col. 9, lines 4-11].

As per claim 4, Houston discloses that the support register comprises a power modes register [col. 8, lines 40-49].

As per claim 5, Houston discloses that the support register includes additional status information that is unrelated to power dissipation control [col. 10, lines 6-17].

As per claim 6, Houston discloses that a subset of the plurality of hardware resources comprises a plurality of banks of registers defining a register file, wherein the enable logic includes a plurality of enable circuits, each associated with a bank of register from the plurality of banks of registers, and each configured to selectively disable its associated bank of registers responsive to an enable signal wherein the enable logic is further configured to generated the enable signal for each bank of

Art Unit: 2115

registers from the power modes state information stored in the support register [fig. 7; [col. 5, lines 21-30, 50-67; col. 6, line 56-col. 7, line 7; col. 8, lines 24-46; col. 9, lines 4-11].

As per claim 7, Houston discloses that each bank of registers includes at least one clock input, address input and data input, and wherein the enable circuit for each bank of registers is configured to selectively gate off the clock, address and data inputs for its associated bank of registers in response to the enable signal provided thereto [figures 6, 7, 9; col. 5, lines 21-30, 50-67; col. 6, line 56-col. 7, line 7; col. 8, lines 24-46; col. 9, lines 4-11].

As per claim 8, Houston discloses that each hardware resource is selected from the group consisting of a register file, a register bank, a register, a cache, a bus interface unit, a bus, a functional unit, a functional block and an instruction decoder [col. 5, line 21-col. 6, line 20].

As per claim 9, Houston discloses that the processor is configured to process explicitly parallel instructions, and wherein the power control instruction comprise an operation among a plurality of operations in an explicitly parallel instruction [col. 4, lines 1-6; col. 6, lines 1-9].

As per claim 11, Houston discloses a superscalar processor [col. 4, lines 1-6].

As per claim 12, Houston discloses that the processor is configured to assign a side effect to the power control instruction to limit run-time speculation thereof [col. 4, lines 32-62].

As per claim 13, Houston discloses that the power control information in the operand identifies a register within which power modes state information for the at least two hardware resources is stored, and wherein the processor is configured to selectively set the power modes of the at least two hardware resources by retrieving the power modes state information from the register identified by the power control information in the operand [col. 2, lines 49-61; col. 4, lines 46-62; col. 6, line 56-col. 7, line 7; col. 8, lines 24-46, 54-57; col. 9, lines 4-11].

As per claim 14, Houston discloses that the pluralities of hardware resources are disposed in the processor [fig. 2].

As per claim 15, Houston discloses that at least one hardware resource is disposed outside of the processor but on the same integrated circuit as the processor [fig. 2].

As per claim 16, Houston discloses that at least one hardware resource is disposed on a separate integrated circuit from the processor [fig. 2].

As per claim 17, Houston discloses an integrated circuit [fig. 2].

As per claim 18, Houston teaches the claimed system. Therefore, Houston teaches the claimed computer program storing in a medium to carry out the system.

As to claims 19-30, Claims 1-9 and 11-16 basically are the corresponding elements that are carried out the method of operating steps in claims 19-30.

Accordingly, claims 19-30 are rejected for the same reason as set forth in claims 1-9 and 11-16.

Art Unit: 2115

Claim Rejections - 35 USC § 103

12. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

- (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 13. Claim 10 is rejected under 35 U.S.C. 103(a) as being unpatentable over Houston (Houston), U.S. patent no. 6,307,281 in view of what was well known in the art, as exemplified by Dinechin (Dinechin), U.S. publication no. 2003/0177482.

As per claim 10, Houston fails to disclose that a VLIW processor and an EPIC processor.

Examiner takes Official Notice that a VLIW processor and an EPIC processor are well known in the art, evidence of which may be found in

Dinechin: figure 1; paragraph 0005.

It would have been obvious to one of ordinary skill in the art at the time of the invention to employ the type of processor to improve the functionality of the system.

14. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.

Dieffenderfer et al., US patent no. 5,910,930, discloses a power management system with power control register to control power for various hardware units in a processor [abstract all].

Conclusion

Art Unit: 2115

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Chun Cao whose telephone number is 571-272-3664. The examiner can normally be reached on Monday-Friday from 7:30 am-4:00 pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Thomas C. Lee can be reached on 571-272-3667. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

June 19, 2006

CHUNCAO PRIMARY EXAMINER